

# Adrika Mohanty

mohantyadrika@gmail.com · 9108319431 ·  
<https://www.linkedin.com/in/adrika-mohanty-32108a214>  
Bengaluru, India



## ABOUT ME

Motivated and results-driven Electronics and Communication Engineering student, with a minors in Computer science engineering. Offering a strong foundation in Digital design, VLSI, Computer Architecture, ML with a proven ability to drive efficiency, deliver successful outcomes and collaborate within cross-functional teams.

## EDUCATION

### PES UNIVERSITY, BENGALURU

BTech Electronics and Communications, 7.87 CGPA  
Minors, Computer Science Engineering.

2020-2024

### EXPERT PRE UNIVERSITY COLLEGE

PCMB, Class XII, 90%

2018-2020

### SRI B M PATIL PUBLIC SCHOOL, VIJAYAPUR

C.B.S.E, Class X, 91.6%

2018

## SKILLS

**Technical Skills:** Python, C, System Verilog, Verilog, Assembly Language

**Tools:** Linux, Xilinx Vivado, Quartus Prime, Cadence

**Soft Skills:** Excellent Communication, Critical Thinking, Team player, Problem solving.

## PROJECTS

### Comparative analysis of scheduling algorithm at hardware level

- My final year capstone project, where we are focusing on the improvement of scheduling arbiters at the hardware level and a comparative analysis of the same.

### Network and call tracking using Wireshark and Python

Python, Wireshark

- Used Python and Wireshark to track a person's address by analyzing network traffic on Wireshark, Used various python libraries such as pygeoapi, KML.

### Implementation of AES algorithm on RV32I Cudasip

C, Cudasip

- Implemented a C code of AES algorithm and used Cudasip tool to get the instruction counts of certain instructions for RV32I processor.

### IEEE 754 Floating point instructions

System verilog

- Designing of FPU, according to IEEE 754 standards, addition, subtraction, division, multiplication, and comparison units.

### Code for R type of RISC-V using System Verilog

System verilog, Quartus Prime

- Coded for R Type instruction of RISC (including instruction memory, data memory, etc) using System Verilog.

---

## **INTERNSHIP**

### **Center For Heterogenous Intelligent Processing Systems , PES University**

#### *Project Intern*

- Worked on PSIMD extensions for BFloat and DFloat datatypes, for a RISCv processor, coded using System Verilog
- 

## **CERTIFICATIONS**

### **Second Runner Up IBM Z datathon**

Recognized for creating a project to help dyslexic students read online documents easily.

### **Linux : A deep dive**

Developed a good working knowledge of Linux using both the graphical interface and command line across the major Linux distribution families and Learn how to become a Linux kernel developer and contributor

### **HackerRank**

Python certification from HackerRank .

### **Radha : The Eternal Longing**

Recognized for being one of the best dancers in the project -Radha the eternal longing, by one of the most prominent Bharatanatyam dancer.

---

## **CLUBS AND POSITIONS OF RESPONSIBILITIES**

### **IEEE SOLID STATE CIRCUITS AND PHOTONICS SOCIETY**

Chair

### **IEEE STUDENT BODY**

Design Team

### **IEEE WOMEN IN ENGINEERING**

Design Team

### **NIRANTARA**

The classical dance club .